diff options
| author | York Sun <yorksun@freescale.com> | 2014-08-01 15:51:00 -0700 |
|---|---|---|
| committer | York Sun <yorksun@freescale.com> | 2014-09-25 08:36:18 -0700 |
| commit | 1d71efbb0345ff3a8ac45e62bef36813abe1703e (patch) | |
| tree | f607e330c200428f1e37a1fd3aba8873efdbb634 /README | |
| parent | e211c12e773881f6bef60143df4764402a56de34 (diff) | |
| download | u-boot-1d71efbb0345ff3a8ac45e62bef36813abe1703e.tar.gz u-boot-1d71efbb0345ff3a8ac45e62bef36813abe1703e.tar.xz u-boot-1d71efbb0345ff3a8ac45e62bef36813abe1703e.zip | |
driver/ddr: Restruct driver to allow standalone memory space
U-boot has been initializing DDR for the main memory. The presumption
is the memory stays as a big continuous block, either linear or
interleaved. This change is to support putting some DDR controllers
to separated space without counting into main memory. The standalone
memory controller could use different number of DIMM slots.
Signed-off-by: York Sun <yorksun@freescale.com>
Diffstat (limited to 'README')
| -rw-r--r-- | README | 6 |
1 files changed, 6 insertions, 0 deletions
@@ -538,6 +538,12 @@ The following options need to be configured: interleaving mode, handled by Dickens for Freescale layerscape SoCs with ARM core. + CONFIG_SYS_FSL_DDR_MAIN_NUM_CTRLS + Number of controllers used as main memory. + + CONFIG_SYS_FSL_OTHER_DDR_NUM_CTRLS + Number of controllers used for other than main memory. + - Intel Monahans options: CONFIG_SYS_MONAHANS_RUN_MODE_OSC_RATIO |