summaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorJagan Teki <jteki@openedev.com>2015-10-23 01:03:44 +0530
committerJagan Teki <jteki@openedev.com>2015-10-27 23:21:43 +0530
commitd2436301c52a823f0f0b3c2ef4b966a5bced489c (patch)
tree8042445b629e012467a67c3c47e5b20448f39f8d
parent76538ec64804155c5361aeac9d38291feef01c50 (diff)
downloadu-boot-d2436301c52a823f0f0b3c2ef4b966a5bced489c.tar.gz
u-boot-d2436301c52a823f0f0b3c2ef4b966a5bced489c.tar.xz
u-boot-d2436301c52a823f0f0b3c2ef4b966a5bced489c.zip
spi: xilinx_spi: Use GENMASK
Replace numeric mask hexcodes with GENMASK macro in xilinx_spi Cc: Michal Simek <michal.simek@xilinx.com> Signed-off-by: Jagan Teki <jteki@openedev.com>
-rw-r--r--drivers/spi/xilinx_spi.c14
1 files changed, 7 insertions, 7 deletions
diff --git a/drivers/spi/xilinx_spi.c b/drivers/spi/xilinx_spi.c
index 76201630e5..0713714e52 100644
--- a/drivers/spi/xilinx_spi.c
+++ b/drivers/spi/xilinx_spi.c
@@ -52,14 +52,14 @@
#define SPISR_RX_EMPTY BIT(0)
/* SPI Data Transmit Register (spidtr), [1] p12, [2] p12 */
-#define SPIDTR_8BIT_MASK (0xff << 0)
-#define SPIDTR_16BIT_MASK (0xffff << 0)
-#define SPIDTR_32BIT_MASK (0xffffffff << 0)
+#define SPIDTR_8BIT_MASK GENMASK(7, 0)
+#define SPIDTR_16BIT_MASK GENMASK(15, 0)
+#define SPIDTR_32BIT_MASK GENMASK(31, 0)
/* SPI Data Receive Register (spidrr), [1] p12, [2] p12 */
-#define SPIDRR_8BIT_MASK (0xff << 0)
-#define SPIDRR_16BIT_MASK (0xffff << 0)
-#define SPIDRR_32BIT_MASK (0xffffffff << 0)
+#define SPIDRR_8BIT_MASK GENMASK(7, 0)
+#define SPIDRR_16BIT_MASK GENMASK(15, 0)
+#define SPIDRR_32BIT_MASK GENMASK(31, 0)
/* SPI Slave Select Register (spissr), [1] p13, [2] p13 */
#define SPISSR_MASK(cs) (1 << (cs))
@@ -75,7 +75,7 @@
#define XILSPI_SPICR_DFLT_OFF (SPICR_MASTER_INHIBIT | SPICR_MANUAL_SS)
#ifndef CONFIG_XILINX_SPI_IDLE_VAL
-#define CONFIG_XILINX_SPI_IDLE_VAL 0xff
+#define CONFIG_XILINX_SPI_IDLE_VAL GENMASK(7, 0)
#endif
#ifndef CONFIG_SYS_XILINX_SPI_LIST