summaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorMiquel Raynal <miquel.raynal@bootlin.com>2018-05-15 11:57:23 +0200
committerTom Rini <trini@konsulko.com>2018-05-25 20:12:59 -0400
commit8ee59472cb83cb7d5d28c6e1737a3e8a7ffb7cc3 (patch)
tree9ff3b8276511d01256ebd5f58480a17c53cbf864
parenta174f0001f5920f3ce76866cde85ee1aa8c94ee1 (diff)
downloadu-boot-8ee59472cb83cb7d5d28c6e1737a3e8a7ffb7cc3.tar.gz
u-boot-8ee59472cb83cb7d5d28c6e1737a3e8a7ffb7cc3.tar.xz
u-boot-8ee59472cb83cb7d5d28c6e1737a3e8a7ffb7cc3.zip
doc: device-tree-bindings: add TIS TPMv2.0 SPI module info
Add TIS TPMv2.0 SPI module bindings. Signed-off-by: Miquel Raynal <miquel.raynal@bootlin.com> Reviewed-by: Simon Glass <sjg@chromium.org> Reviewed-by: Tom Rini <trini@konsulko.com>
-rw-r--r--doc/device-tree-bindings/tpm2/tis-tpm2-spi.txt18
1 files changed, 18 insertions, 0 deletions
diff --git a/doc/device-tree-bindings/tpm2/tis-tpm2-spi.txt b/doc/device-tree-bindings/tpm2/tis-tpm2-spi.txt
new file mode 100644
index 0000000000..b48a15112d
--- /dev/null
+++ b/doc/device-tree-bindings/tpm2/tis-tpm2-spi.txt
@@ -0,0 +1,18 @@
+ST33TPHF20 SPI TPMv2.0 bindings
+-------------------------------
+
+Required properties:
+- compatible : Should be "tis,tpm2-spi"
+- reg : SPI Chip select
+
+Optional properties:
+- gpio-reset : Reset GPIO (if not connected to the SoC reset line)
+- spi-max-frequency : See spi-bus.txt
+
+Example:
+
+ tpm@1 {
+ compatible = "tis,tpm2-spi";
+ reg = <1>;
+ spi-max-frequency = <10000000>;
+ };