summaryrefslogtreecommitdiffstats
path: root/arch/arm/dts/rk3399-kobol-helios64-u-boot.dtsi
diff options
context:
space:
mode:
Diffstat (limited to 'arch/arm/dts/rk3399-kobol-helios64-u-boot.dtsi')
-rw-r--r--arch/arm/dts/rk3399-kobol-helios64-u-boot.dtsi107
1 files changed, 107 insertions, 0 deletions
diff --git a/arch/arm/dts/rk3399-kobol-helios64-u-boot.dtsi b/arch/arm/dts/rk3399-kobol-helios64-u-boot.dtsi
new file mode 100644
index 0000000000..df7a16702a
--- /dev/null
+++ b/arch/arm/dts/rk3399-kobol-helios64-u-boot.dtsi
@@ -0,0 +1,107 @@
+// SPDX-License-Identifier: GPL-2.0+
+/*
+ * Copyright (c) 2020 Aditya Prayoga <aditya@kobol.io>
+ */
+
+#include "rk3399-u-boot.dtsi"
+#include "rk3399-sdram-lpddr4-100.dtsi"
+
+/ {
+ aliases {
+ spi0 = &spi1;
+ spi1 = &spi2;
+ spi2 = &spi5;
+ ethernet0 = &gmac;
+ ethernet1 = &usb_lan;
+ };
+
+ chosen {
+ bootargs = "earlycon=uart8250,mmio32,0xff1a0000 earlyprintk";
+ stdout-path = "serial2:1500000n8";
+ u-boot,spl-boot-order = "same-as-spl", &spiflash, &sdmmc, &sdhci;
+ };
+
+ config {
+ u-boot,spl-payload-offset = <0x80000>; /* @ 512KB */
+ };
+};
+
+&gpio1 {
+ soc-flash-wp {
+ gpio-hog;
+ gpios = <RK_PC2 GPIO_ACTIVE_LOW>;
+ output-low;
+ line-name = "SOC_WP#";
+ };
+};
+
+&gpio2 {
+ sata-flash-wp {
+ gpio-hog;
+ gpios = <RK_PD0 GPIO_ACTIVE_LOW>;
+ output-high;
+ line-name = "SATA_WP#_LV";
+ };
+};
+
+&gpio4 {
+ auto-on-en-d {
+ gpio-hog;
+ gpios = <RK_PD1 GPIO_ACTIVE_HIGH>;
+ output-low;
+ line-name = "AUTO_ON_EN_D";
+ };
+
+ auto-on-en-clk {
+ gpio-hog;
+ gpios = <RK_PD2 GPIO_ACTIVE_HIGH>;
+ output-low;
+ line-name = "AUTO_ON_EN_CLK";
+ };
+
+ board-rev-id-0 {
+ gpio-hog;
+ gpios = <RK_PD5 GPIO_ACTIVE_HIGH>;
+ input;
+ };
+
+ board-rev-id-1 {
+ gpio-hog;
+ gpios = <RK_PD6 GPIO_ACTIVE_HIGH>;
+ input;
+ };
+};
+
+&int_hub {
+ compatible = "usb-hub";
+ usb,device-class = <USB_CLASS_HUB>;
+};
+
+&pcie_prst {
+ rockchip,pins = <2 RK_PD4 RK_FUNC_GPIO &pcfg_output_low>;
+};
+
+&pcie_pwr_en {
+ rockchip,pins = <1 RK_PD0 RK_FUNC_GPIO &pcfg_output_low>;
+};
+
+&spi1 {
+ spiflash: flash@0 {
+ compatible = "jedec,spi-nor";
+ reg = <0x0>;
+ spi-max-frequency = <25000000>;
+ status = "okay";
+ m25p,fast-read;
+ u-boot,dm-pre-reloc;
+ };
+};
+
+&vdd_center {
+ regulator-min-microvolt = <950000>;
+ regulator-max-microvolt = <950000>;
+ regulator-init-microvolt = <950000>;
+};
+
+&vdd_log {
+ regulator-init-microvolt = <930000>;
+};