1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
|
/***********************************************************************
*
* Copyright (C) 2004 by FS Forth-Systeme GmbH.
* All rights reserved.
*
* $Id: ns9750_eth.h,v 1.2 2004/02/24 13:25:39 mpietrek Exp $
* @Author: Markus Pietrek
* @References: [1] NS9750 Hardware Reference, December 2003
* [2] Intel LXT971 Datasheet #249414 Rev. 02
* [3] NS7520 Linux Ethernet Driver
*
* This program is free software; you can redistribute it and/or
* modify it under the terms of the GNU General Public License as
* published by the Free Software Foundation; either version 2 of
* the License, or (at your option) any later version.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*
* You should have received a copy of the GNU General Public License
* along with this program; if not, write to the Free Software
* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
* MA 02111-1307 USA
*
***********************************************************************/
#ifndef FS_NS9750_ETH_H
#define FS_NS9750_ETH_H
#ifdef CONFIG_DRIVER_NS9750_ETHERNET
#define NS9750_ETH_MODULE_BASE (0xA0600000)
#define get_eth_reg_addr(c) \
((volatile unsigned int*) ( NS9750_ETH_MODULE_BASE+(unsigned int) (c)))
#define NS9750_ETH_EGCR1 (0x0000)
#define NS9750_ETH_EGCR2 (0x0004)
#define NS9750_ETH_EGSR (0x0008)
#define NS9750_ETH_FIFORX (0x000C)
#define NS9750_ETH_FIFOTX (0x0010)
#define NS9750_ETH_FIFOTXS (0x0014)
#define NS9750_ETH_ETSR (0x0018)
#define NS9750_ETH_ERSR (0x001C)
#define NS9750_ETH_MAC1 (0x0400)
#define NS9750_ETH_MAC2 (0x0404)
#define NS9750_ETH_IPGT (0x0408)
#define NS9750_ETH_IPGR (0x040C)
#define NS9750_ETH_CLRT (0x0410)
#define NS9750_ETH_MAXF (0x0414)
#define NS9750_ETH_SUPP (0x0418)
#define NS9750_ETH_TEST (0x041C)
#define NS9750_ETH_MCFG (0x0420)
#define NS9750_ETH_MCMD (0x0424)
#define NS9750_ETH_MADR (0x0428)
#define NS9750_ETH_MWTD (0x042C)
#define NS9750_ETH_MRDD (0x0430)
#define NS9750_ETH_MIND (0x0434)
#define NS9750_ETH_SA1 (0x0440)
#define NS9750_ETH_SA2 (0x0444)
#define NS9750_ETH_SA3 (0x0448)
#define NS9750_ETH_SAFR (0x0500)
#define NS9750_ETH_HT1 (0x0504)
#define NS9750_ETH_HT2 (0x0508)
#define NS9750_ETH_STAT_BASE (0x0680)
#define NS9750_ETH_RXAPTR (0x0A00)
#define NS9750_ETH_RXBPTR (0x0A04)
#define NS9750_ETH_RXCPTR (0x0A08)
#define NS9750_ETH_RXDPTR (0x0A0C)
#define NS9750_ETH_EINTR (0x0A10)
#define NS9750_ETH_EINTREN (0x0A14)
#define NS9750_ETH_TXPTR (0x0A18)
#define NS9750_ETH_TXRPTR (0x0A1C)
#define NS9750_ETH_TXERBD (0x0A20)
#define NS9750_ETH_TXSPTR (0x0A24)
#define NS9750_ETH_RXAOFF (0x0A28)
#define NS9750_ETH_RXBOFF (0x0A2C)
#define NS9750_ETH_RXCOFF (0x0A30)
#define NS9750_ETH_RXDOFF (0x0A34)
#define NS9750_ETH_TXOFF (0x0A38)
#define NS9750_ETH_RXFREE (0x0A3C)
#define NS9750_ETH_TXBD (0x1000)
/* register bit fields */
#define NS9750_ETH_EGCR1_ERX (0x80000000)
#define NS9750_ETH_EGCR1_ERXDMA (0x40000000)
#define NS9750_ETH_EGCR1_ERXSHT (0x10000000)
#define NS9750_ETH_EGCR1_ERXSIZ (0x08000000)
#define NS9750_ETH_EGCR1_ETXSIZ (0x04000000)
#define NS9750_ETH_EGCR1_ETXDIAG (0x02000000)
#define NS9750_ETH_EGCR1_ERXBAD (0x01000000)
#define NS9750_ETH_EGCR1_ETX (0x00800000)
#define NS9750_ETH_EGCR1_ETXDMA (0x00400000)
#define NS9750_ETH_EGCR1_ETXWM (0x00200000)
#define NS9750_ETH_EGCR1_ERXADV (0x00100000)
#define NS9750_ETH_EGCR1_ERXINIT (0x00080000)
#define NS9750_ETH_EGCR1_PHY_MODE_MA (0x0000C000)
#define NS9750_ETH_EGCR1_PHY_MODE_MII (0x00008000)
#define NS9750_ETH_EGCR1_PHY_MODE_RMII (0x00004000)
#define NS9750_ETH_EGCR1_RXCINV (0x00001000)
#define NS9750_ETH_EGCR1_TXCINV (0x00000800)
#define NS9750_ETH_EGCR1_RXALIGN (0x00000400)
#define NS9750_ETH_EGCR1_MAC_HRST (0x00000200)
#define NS9750_ETH_EGCR1_ITXA (0x00000100)
#define NS9750_ETH_EGCR2_TPTV_MA (0xFFFF0000)
#define NS9750_ETH_EGCR2_TPCF (0x00000040)
#define NS9750_ETH_EGCR2_THPDF (0x00000020)
#define NS9750_ETH_EGCR2_TCLER (0x00000008)
#define NS9750_ETH_EGCR2_AUTOZ (0x00000004)
#define NS9750_ETH_EGCR2_CLRCNT (0x00000002)
#define NS9750_ETH_EGCR2_STEN (0x00000001)
#define NS9750_ETH_EGSR_RXINIT (0x00100000)
#define NS9750_ETH_EGSR_TXFIFONF (0x00080000)
#define NS9750_ETH_EGSR_TXFIFOH (0x00040000)
#define NS9750_ETH_EGSR_TXFIFOE (0x00010000)
#define NS9750_ETH_FIFOTXS_ALL (0x00000055)
#define NS9750_ETH_FIFOTXS_3 (0x000000d5)
#define NS9750_ETH_FIFOTXS_2 (0x00000035)
#define NS9750_ETH_FIFOTXS_1 (0x0000000D)
#define NS9750_ETH_FIFOTXS_0 (0x00000003)
#define NS9750_ETH_ETSR_TXOK (0x00008000)
#define NS9750_ETH_ETSR_TXBR (0x00004000)
#define NS9750_ETH_ETSR_TXMC (0x00002000)
#define NS9750_ETH_ETSR_TXAL (0x00001000)
#define NS9750_ETH_ETSR_TXAED (0x00000800)
#define NS9750_ETH_ETSR_TXAEC (0x00000400)
#define NS9750_ETH_ETSR_TXAUR (0x00000200)
#define NS9750_ETH_ETSR_TXAJ (0x00000100)
#define NS9750_ETH_ETSR_TXDEF (0x00000040)
#define NS9750_ETH_ETSR_TXCRC (0x00000020)
#define NS9750_ETH_ETSR_TXCOLC (0x0000000F)
#define NS9750_ETH_ERSR_RXSIZE_MA (0x0FFF0000)
#define NS9750_ETH_ERSR_RXCE (0x00008000)
#define NS9750_ETH_ERSR_RXDV (0x00004000)
#define NS9750_ETH_ERSR_RXOK (0x00002000)
#define NS9750_ETH_ERSR_RXBR (0x00001000)
#define NS9750_ETH_ERSR_RXMC (0x00000800)
#define NS9750_ETH_ERSR_RXCRC (0x00000400)
#define NS9750_ETH_ERSR_RXDR (0x00000200)
#define NS9750_ETH_ERSR_RXCV (0x00000100)
#define NS9750_ETH_ERSR_RXSHT (0x00000040)
#define NS9750_ETH_MAC1_SRST (0x00008000)
#define NS9750_ETH_MAC1_SIMMRST (0x00004000)
#define NS9750_ETH_MAC1_RPEMCSR (0x00000800)
#define NS9750_ETH_MAC1_RPERFUN (0x00000400)
#define NS9750_ETH_MAC1_RPEMCST (0x00000200)
#define NS9750_ETH_MAC1_RPETFUN (0x00000100)
#define NS9750_ETH_MAC1_LOOPBK (0x00000010)
#define NS9750_ETH_MAC1_TXFLOW (0x00000008)
#define NS9750_ETH_MAC1_RXFLOW (0x00000004)
#define NS9750_ETH_MAC1_PALLRX (0x00000002)
#define NS9750_ETH_MAC1_RXEN (0x00000001)
#define NS9750_ETH_MAC2_EDEFER (0x00004000)
#define NS9750_ETH_MAC2_BACKP (0x00002000)
#define NS9750_ETH_MAC2_NOBO (0x00001000)
#define NS9750_ETH_MAC2_LONGP (0x00000200)
#define NS9750_ETH_MAC2_PUREP (0x00000100)
#define NS9750_ETH_MAC2_AUTOP (0x00000080)
#define NS9750_ETH_MAC2_VLANP (0x00000040)
#define NS9750_ETH_MAC2_PADEN (0x00000020)
#define NS9750_ETH_MAC2_CRCEN (0x00000010)
#define NS9750_ETH_MAC2_DELCRC (0x00000008)
#define NS9750_ETH_MAC2_HUGE (0x00000004)
#define NS9750_ETH_MAC2_FLENC (0x00000002)
#define NS9750_ETH_MAC2_FULLD (0x00000001)
#define NS9750_ETH_IPGT_MA (0x0000007F)
#define NS9750_ETH_IPGR_IPGR1 (0x00007F00)
#define NS9750_ETH_IPGR_IPGR2 (0x0000007F)
#define NS9750_ETH_CLRT_CWIN (0x00003F00)
#define NS9750_ETH_CLRT_RETX (0x0000000F)
#define NS9750_ETH_MAXF_MAXF (0x0000FFFF)
#define NS9750_ETH_SUPP_RPERMII (0x00008000)
#define NS9750_ETH_SUPP_SPEED (0x00000080)
#define NS9750_ETH_TEST_TBACK (0x00000004)
#define NS9750_ETH_TEST_TPAUSE (0x00000002)
#define NS9750_ETH_TEST_SPQ (0x00000001)
#define NS9750_ETH_MCFG_RMIIM (0x00008000)
#define NS9750_ETH_MCFG_CLKS_MA (0x0000001C)
#define NS9750_ETH_MCFG_CLKS_4 (0x00000004)
#define NS9750_ETH_MCFG_CLKS_6 (0x00000008)
#define NS9750_ETH_MCFG_CLKS_8 (0x0000000C)
#define NS9750_ETH_MCFG_CLKS_10 (0x00000010)
#define NS9750_ETH_MCFG_CLKS_20 (0x00000014)
#define NS9750_ETH_MCFG_CLKS_30 (0x00000018)
#define NS9750_ETH_MCFG_CLKS_40 (0x0000001C)
#define NS9750_ETH_MCFG_SPRE (0x00000002)
#define NS9750_ETH_MCFG_SCANI (0x00000001)
#define NS9750_ETH_MCMD_SCAN (0x00000002)
#define NS9750_ETH_MCMD_READ (0x00000001)
#define NS9750_ETH_MADR_DADR_MA (0x00001F00)
#define NS9750_ETH_MADR_RADR_MA (0x0000001F)
#define NS9750_ETH_MWTD_MA (0x0000FFFF)
#define NS9750_ETH_MRRD_MA (0x0000FFFF)
#define NS9750_ETH_MIND_MIILF (0x00000008)
#define NS9750_ETH_MIND_NVALID (0x00000004)
#define NS9750_ETH_MIND_SCAN (0x00000002)
#define NS9750_ETH_MIND_BUSY (0x00000001)
#define NS9750_ETH_SA1_OCTET1_MA (0x0000FF00)
#define NS9750_ETH_SA1_OCTET2_MA (0x000000FF)
#define NS9750_ETH_SA2_OCTET3_MA (0x0000FF00)
#define NS9750_ETH_SA2_OCTET4_MA (0x000000FF)
#define NS9750_ETH_SA3_OCTET5_MA (0x0000FF00)
#define NS9750_ETH_SA3_OCTET6_MA (0x000000FF)
#define NS9750_ETH_SAFR_PRO (0x00000008)
#define NS9750_ETH_SAFR_PRM (0x00000004)
#define NS9750_ETH_SAFR_PRA (0x00000002)
#define NS9750_ETH_SAFR_BROAD (0x00000001)
#define NS9750_ETH_HT1_MA (0x0000FFFF)
#define NS9750_ETH_HT2_MA (0x0000FFFF)
/* also valid for EINTREN */
#define NS9750_ETH_EINTR_RXOVL_DATA (0x02000000)
#define NS9750_ETH_EINTR_RXOVL_STAT (0x01000000)
#define NS9750_ETH_EINTR_RXBUFC (0x00800000)
#define NS9750_ETH_EINTR_RXDONEA (0x00400000)
#define NS9750_ETH_EINTR_RXDONEB (0x00200000)
#define NS9750_ETH_EINTR_RXDONEC (0x00100000)
#define NS9750_ETH_EINTR_RXDONED (0x00080000)
#define NS9750_ETH_EINTR_RXNOBUF (0x00040000)
#define NS9750_ETH_EINTR_RXBUFFUL (0x00020000)
#define NS9750_ETH_EINTR_RXBR (0x00010000)
#define NS9750_ETH_EINTR_STOVFL (0x00000040)
#define NS9750_ETH_EINTR_TXPAUSE (0x00000020)
#define NS9750_ETH_EINTR_TXBUFC (0x00000010)
#define NS9750_ETH_EINTR_TXBUFNR (0x00000008)
#define NS9750_ETH_EINTR_TXDONE (0x00000004)
#define NS9750_ETH_EINTR_TXERR (0x00000002)
#define NS9750_ETH_EINTR_TXIDLE (0x00000001)
#define NS9750_ETH_EINTR_RX_MA \
(NS9750_ETH_EINTR_RXOVL_DATA | \
NS9750_ETH_EINTR_RXOVL_STAT | \
NS9750_ETH_EINTR_RXBUFC | \
NS9750_ETH_EINTR_RXDONEA | \
NS9750_ETH_EINTR_RXDONEB | \
NS9750_ETH_EINTR_RXDONEC | \
NS9750_ETH_EINTR_RXDONED | \
NS9750_ETH_EINTR_RXNOBUF | \
NS9750_ETH_EINTR_RXBUFFUL | \
NS9750_ETH_EINTR_RXBR )
#define NS9750_ETH_EINTR_TX_MA \
(NS9750_ETH_EINTR_TXPAUSE | \
NS9750_ETH_EINTR_TXBUFC | \
NS9750_ETH_EINTR_TXBUFNR | \
NS9750_ETH_EINTR_TXDONE | \
NS9750_ETH_EINTR_TXERR | \
NS9750_ETH_EINTR_TXIDLE)
/* for TXPTR, TXRPTR, TXERBD and TXSPTR */
#define NS9750_ETH_TXPTR_MA (0x000000FF)
/* for RXAOFF, RXBOFF, RXCOFF and RXDOFF */
#define NS9750_ETH_RXOFF_MA (0x000007FF)
#define NS9750_ETH_TXOFF_MA (0x000003FF)
#define NS9750_ETH_RXFREE_D (0x00000008)
#define NS9750_ETH_RXFREE_C (0x00000004)
#define NS9750_ETH_RXFREE_B (0x00000002)
#define NS9750_ETH_RXFREE_A (0x00000001)
/* PHY definitions (LXT971A) [2] */
#define PHY_COMMON_CTRL (0x00)
#define PHY_COMMON_STAT (0x01)
#define PHY_COMMON_ID1 (0x02)
#define PHY_COMMON_ID2 (0x03)
#define PHY_COMMON_AUTO_ADV (0x04)
#define PHY_COMMON_AUTO_LNKB (0x05)
#define PHY_COMMON_AUTO_EXP (0x06)
#define PHY_COMMON_AUTO_NEXT (0x07)
#define PHY_COMMON_AUTO_LNKN (0x08)
#define PHY_LXT971_PORT_CFG (0x10)
#define PHY_LXT971_STAT2 (0x11)
#define PHY_LXT971_INT_ENABLE (0x12)
#define PHY_LXT971_INT_STATUS (0x13)
#define PHY_LXT971_LED_CFG (0x14)
#define PHY_LXT971_DIG_CFG (0x1A)
#define PHY_LXT971_TX_CTRL (0x1E)
/* CTRL PHY Control Register Bit Fields */
#define PHY_COMMON_CTRL_RESET (0x8000)
#define PHY_COMMON_CTRL_LOOPBACK (0x4000)
#define PHY_COMMON_CTRL_SPD_MA (0x2040)
#define PHY_COMMON_CTRL_SPD_10 (0x0000)
#define PHY_COMMON_CTRL_SPD_100 (0x2000)
#define PHY_COMMON_CTRL_SPD_1000 (0x0040)
#define PHY_COMMON_CTRL_SPD_RES (0x2040)
#define PHY_COMMON_CTRL_AUTO_NEG (0x1000)
#define PHY_COMMON_CTRL_POWER_DN (0x0800)
#define PHY_COMMON_CTRL_ISOLATE (0x0400)
#define PHY_COMMON_CTRL_RES_AUTO (0x0200)
#define PHY_COMMON_CTRL_DUPLEX (0x0100)
#define PHY_COMMON_CTRL_COL_TEST (0x0080)
#define PHY_COMMON_CTRL_RES1 (0x003F)
/* STAT Status Register Bit Fields */
#define PHY_COMMON_STAT_100BT4 (0x8000)
#define PHY_COMMON_STAT_100BXFD (0x4000)
#define PHY_COMMON_STAT_100BXHD (0x2000)
#define PHY_COMMON_STAT_10BTFD (0x1000)
#define PHY_COMMON_STAT_10BTHD (0x0800)
#define PHY_COMMON_STAT_100BT2FD (0x0400)
#define PHY_COMMON_STAT_100BT2HD (0x0200)
#define PHY_COMMON_STAT_EXT_STAT (0x0100)
#define PHY_COMMON_STAT_RES1 (0x0080)
#define PHY_COMMON_STAT_MF_PSUP (0x0040)
#define PHY_COMMON_STAT_AN_COMP (0x0020)
#define PHY_COMMON_STAT_RMT_FLT (0x0010)
#define PHY_COMMON_STAT_AN_CAP (0x0008)
#define PHY_COMMON_STAT_LNK_STAT (0x0004)
#define PHY_COMMON_STAT_JAB_DTCT (0x0002)
#define PHY_COMMON_STAT_EXT_CAP (0x0001)
/* AUTO_ADV Auto-neg Advert Register Bit Fields */
#define PHY_COMMON_AUTO_ADV_NP (0x8000)
#define PHY_COMMON_AUTO_ADV_RES1 (0x4000)
#define PHY_COMMON_AUTO_ADV_RMT_FLT (0x2000)
#define PHY_COMMON_AUTO_ADV_RES2 (0x1000)
#define PHY_COMMON_AUTO_ADV_AS_PAUSE (0x0800)
#define PHY_COMMON_AUTO_ADV_PAUSE (0x0400)
#define PHY_COMMON_AUTO_ADV_100BT4 (0x0200)
#define PHY_COMMON_AUTO_ADV_100BTXFD (0x0100)
#define PHY_COMMON_AUTO_ADV_100BTX (0x0080)
#define PHY_COMMON_AUTO_ADV_10BTFD (0x0040)
#define PHY_COMMON_AUTO_ADV_10BT (0x0020)
#define PHY_COMMON_AUTO_ADV_SEL_FLD_MA (0x001F)
#define PHY_COMMON_AUTO_ADV_802_9 (0x0002)
#define PHY_COMMON_AUTO_ADV_802_3 (0x0001)
/* AUTO_LNKB Auto-neg Link Ability Register Bit Fields */
#define PHY_COMMON_AUTO_LNKB_NP (0x8000)
#define PHY_COMMON_AUTO_LNKB_ACK (0x4000)
#define PHY_COMMON_AUTO_LNKB_RMT_FLT (0x2000)
#define PHY_COMMON_AUTO_LNKB_RES2 (0x1000)
#define PHY_COMMON_AUTO_LNKB_AS_PAUSE (0x0800)
#define PHY_COMMON_AUTO_LNKB_PAUSE (0x0400)
#define PHY_COMMON_AUTO_LNKB_100BT4 (0x0200)
#define PHY_COMMON_AUTO_LNKB_100BTXFD (0x0100)
#define PHY_COMMON_AUTO_LNKB_100BTX (0x0080)
#define PHY_COMMON_AUTO_LNKB_10BTFD (0x0040)
#define PHY_COMMON_AUTO_LNKB_10BT (0x0020)
#define PHY_COMMON_AUTO_LNKB_SEL_FLD_MA (0x001F)
#define PHY_COMMON_AUTO_LNKB_802_9 (0x0002)
#define PHY_COMMON_AUTO_LNKB_802_3 (0x0001)
/* AUTO_EXP Auto-neg Expansion Register Bit Fields */
#define PHY_COMMON_AUTO_EXP_RES1 (0xFFC0)
#define PHY_COMMON_AUTO_EXP_BASE_PAGE (0x0020)
#define PHY_COMMON_AUTO_EXP_PAR_DT_FLT (0x0010)
#define PHY_COMMON_AUTO_EXP_LNK_NP_CAP (0x0008)
#define PHY_COMMON_AUTO_EXP_NP_CAP (0x0004)
#define PHY_COMMON_AUTO_EXP_PAGE_REC (0x0002)
#define PHY_COMMON_AUTO_EXP_LNK_AN_CAP (0x0001)
/* AUTO_NEXT Aut-neg Next Page Tx Register Bit Fields */
#define PHY_COMMON_AUTO_NEXT_NP (0x8000)
#define PHY_COMMON_AUTO_NEXT_RES1 (0x4000)
#define PHY_COMMON_AUTO_NEXT_MSG_PAGE (0x2000)
#define PHY_COMMON_AUTO_NEXT_ACK_2 (0x1000)
#define PHY_COMMON_AUTO_NEXT_TOGGLE (0x0800)
#define PHY_COMMON_AUTO_NEXT_MSG (0x07FF)
/* AUTO_LNKN Auto-neg Link Partner Rx Reg Bit Fields */
#define PHY_COMMON_AUTO_LNKN_NP (0x8000)
#define PHY_COMMON_AUTO_LNKN_ACK (0x4000)
#define PHY_COMMON_AUTO_LNKN_MSG_PAGE (0x2000)
#define PHY_COMMON_AUTO_LNKN_ACK_2 (0x1000)
#define PHY_COMMON_AUTO_LNKN_TOGGLE (0x0800)
#define PHY_COMMON_AUTO_LNKN_MSG (0x07FF)
/* PORT_CFG Port Configuration Register Bit Fields */
#define PHY_LXT971_PORT_CFG_RES1 (0x8000)
#define PHY_LXT971_PORT_CFG_FORCE_LNK (0x4000)
#define PHY_LXT971_PORT_CFG_TX_DISABLE (0x2000)
#define PHY_LXT971_PORT_CFG_BYPASS_SCR (0x1000)
#define PHY_LXT971_PORT_CFG_RES2 (0x0800)
#define PHY_LXT971_PORT_CFG_JABBER (0x0400)
#define PHY_LXT971_PORT_CFG_SQE (0x0200)
#define PHY_LXT971_PORT_CFG_TP_LOOPBACK (0x0100)
#define PHY_LXT971_PORT_CFG_CRS_SEL (0x0080)
#define PHY_LXT971_PORT_CFG_SLEEP_MODE (0x0040)
#define PHY_LXT971_PORT_CFG_PRE_EN (0x0020)
#define PHY_LXT971_PORT_CFG_SLEEP_T_MA (0x0018)
#define PHY_LXT971_PORT_CFG_SLEEP_T_104 (0x0010)
#define PHY_LXT971_PORT_CFG_SLEEP_T_200 (0x0001)
#define PHY_LXT971_PORT_CFG_SLEEP_T_304 (0x0000)
#define PHY_LXT971_PORT_CFG_FLT_CODE_EN (0x0004)
#define PHY_LXT971_PORT_CFG_ALT_NP (0x0002)
#define PHY_LXT971_PORT_CFG_FIBER_SEL (0x0001)
/* STAT2 Status Register #2 Bit Fields */
#define PHY_LXT971_STAT2_RES1 (0x8000)
#define PHY_LXT971_STAT2_100BTX (0x4000)
#define PHY_LXT971_STAT2_TX_STATUS (0x2000)
#define PHY_LXT971_STAT2_RX_STATUS (0x1000)
#define PHY_LXT971_STAT2_COL_STATUS (0x0800)
#define PHY_LXT971_STAT2_LINK (0x0400)
#define PHY_LXT971_STAT2_DUPLEX_MODE (0x0200)
#define PHY_LXT971_STAT2_AUTO_NEG (0x0100)
#define PHY_LXT971_STAT2_AUTO_NEG_COMP (0x0080)
#define PHY_LXT971_STAT2_RES2 (0x0040)
#define PHY_LXT971_STAT2_POLARITY (0x0020)
#define PHY_LXT971_STAT2_PAUSE (0x0010)
#define PHY_LXT971_STAT2_ERROR (0x0008)
#define PHY_LXT971_STAT2_RES3 (0x0007)
/* INT_ENABLE Interrupt Enable Register Bit Fields */
#define PHY_LXT971_INT_ENABLE_RES1 (0xFF00)
#define PHY_LXT971_INT_ENABLE_ANMSK (0x0080)
#define PHY_LXT971_INT_ENABLE_SPEEDMSK (0x0040)
#define PHY_LXT971_INT_ENABLE_DUPLEXMSK (0x0020)
#define PHY_LXT971_INT_ENABLE_LINKMSK (0x0010)
#define PHY_LXT971_INT_ENABLE_RES2 (0x000C)
#define PHY_LXT971_INT_ENABLE_INTEN (0x0002)
#define PHY_LXT971_INT_ENABLE_TINT (0x0001)
/* INT_STATUS Interrupt Status Register Bit Fields */
#define PHY_LXT971_INT_STATUS_RES1 (0xFF00)
#define PHY_LXT971_INT_STATUS_ANDONE (0x0080)
#define PHY_LXT971_INT_STATUS_SPEEDCHG (0x0040)
#define PHY_LXT971_INT_STATUS_DUPLEXCHG (0x0020)
#define PHY_LXT971_INT_STATUS_LINKCHG (0x0010)
#define PHY_LXT971_INT_STATUS_RES2 (0x0008)
#define PHY_LXT971_INT_STATUS_MDINT (0x0004)
#define PHY_LXT971_INT_STATUS_RES3 (0x0003)
/* LED_CFG Interrupt LED Configuration Register Bit Fields */
#define PHY_LXT971_LED_CFG_SHIFT_LED1 (0x000C)
#define PHY_LXT971_LED_CFG_SHIFT_LED2 (0x0008)
#define PHY_LXT971_LED_CFG_SHIFT_LED3 (0x0004)
#define PHY_LXT971_LED_CFG_LEDFREQ_MA (0x000C)
#define PHY_LXT971_LED_CFG_LEDFREQ_RES (0x000C)
#define PHY_LXT971_LED_CFG_LEDFREQ_100 (0x0008)
#define PHY_LXT971_LED_CFG_LEDFREQ_60 (0x0004)
#define PHY_LXT971_LED_CFG_LEDFREQ_30 (0x0000)
#define PHY_LXT971_LED_CFG_PULSE_STR (0x0002)
#define PHY_LXT971_LED_CFG_RES1 (0x0001)
/* only one of these values must be shifted for each SHIFT_LED? */
#define PHY_LXT971_LED_CFG_UNUSED1 (0x000F)
#define PHY_LXT971_LED_CFG_DUPLEX_COL (0x000E)
#define PHY_LXT971_LED_CFG_LINK_ACT (0x000D)
#define PHY_LXT971_LED_CFG_LINK_RX (0x000C)
#define PHY_LXT971_LED_CFG_TEST_BLK_SLW (0x000B)
#define PHY_LXT971_LED_CFG_TEST_BLK_FST (0x000A)
#define PHY_LXT971_LED_CFG_TEST_OFF (0x0009)
#define PHY_LXT971_LED_CFG_TEST_ON (0x0008)
#define PHY_LXT971_LED_CFG_RX_OR_TX (0x0007)
#define PHY_LXT971_LED_CFG_UNUSED2 (0x0006)
#define PHY_LXT971_LED_CFG_DUPLEX (0x0005)
#define PHY_LXT971_LED_CFG_LINK (0x0004)
#define PHY_LXT971_LED_CFG_COLLISION (0x0003)
#define PHY_LXT971_LED_CFG_RECEIVE (0x0002)
#define PHY_LXT971_LED_CFG_TRANSMIT (0x0001)
#define PHY_LXT971_LED_CFG_SPEED (0x0000)
/* DIG_CFG Digitial Configuration Register Bit Fields */
#define PHY_LXT971_DIG_CFG_RES1 (0xF000)
#define PHY_LXT971_DIG_CFG_MII_DRIVE (0x0800)
#define PHY_LXT971_DIG_CFG_RES2 (0x0400)
#define PHY_LXT971_DIG_CFG_SHOW_SYMBOL (0x0200)
#define PHY_LXT971_DIG_CFG_RES3 (0x01FF)
#define PHY_LXT971_MDIO_MAX_CLK (8000000)
/* TX_CTRL Transmit Control Register Bit Fields
documentation is buggy for this register, therefore setting not included */
typedef enum
{
PHY_NONE = 0x0000, /* no PHY detected yet */
PHY_LXT971A = 0x0013
} PhyType;
#define PHY_MDIO_MAX_CLK (2500000)
#ifndef NS9750_ETH_PHY_ADDRESS
# define NS9750_ETH_PHY_ADDRESS (0x0001) /* suitable for UNC20 */
#endif /* NETARM_ETH_PHY_ADDRESS */
#endif /* CONFIG_DRIVER_NS9750_ETHERNET */
#endif /* FS_NS9750_ETH_H */
|
