summaryrefslogtreecommitdiffstats
path: root/cpu
Commit message (Collapse)AuthorAgeFilesLines
* Merge branch 'mpc86xx'Jon Loeliger2006-06-273-110/+284
|\
| * Enable PCIE1 for MPC8641HPCN boardJin Zhengxiong-R641882006-06-273-110/+284
| | | | | | | | Signed-off-by: Jason Jin <Jason.jin@freescale.com>
* | Merge branch 'mpc86xx'Jon Loeliger2006-06-151-15/+0
|\|
| * Do not enable address translation on secondary CPUs.Jon Loeliger2006-06-151-15/+0
| | | | | | | | | | | | Do not set up BATs on secondary CPUs. Let Linux do the nasty. Signed-off-by: Jon Loeliger <jdl@freescale.com>
* | Merge branch 'mpc86xx'Jon Loeliger2006-06-071-64/+64
|\|
| * Fix a get_board_sys_clk() use-before-def warning.Jon Loeliger2006-06-071-64/+64
| | | | | | | | Signed-off-by: Jon Loeliger <jdl@jdl.com>
* | Merge branch 'mpc86xx'Jon Loeliger2006-06-0710-616/+582
|\|
| * Review cleanups.Jon Loeliger2006-05-316-99/+37
| | | | | | | | Signed-off-by: Jon Loeliger <jdl@freescale.com>
| * White space cleanup.Jon Loeliger2006-05-311-14/+13
| | | | | | | | | | | | | | | | | | Some 80-column cleanups. Convert printf() to puts() where possible. Use #include "spd_sdram.h" as needed. Enhanced reset command usage message a bit. Signed-off-by: Jon Loeliger <jdl@freescale.com>
| * Moved mpc8641hpcn_board_reset() out of cpu/ into board/.Jon Loeliger2006-05-311-84/+6
| | | | | | | | Signed-off-by: Jon Loeliger <jdl@freescale.com>
| * Remove dead debug code.Jon Loeliger2006-05-311-24/+0
| | | | | | | | Signed-off-by: Jon Loeliger <jdl@jdl.com>
| * Move mpc86xx PIXIS code to board directoryJon Loeliger2006-05-311-293/+15
| | | | | | | | | | | | | | | | First cut at moving the PIXIS platform code out of the 86xx cpu directory and into board/mpc8641hpcn where it belongs. Signed-off-by: Jon Loeliger <jdl@freescale.com>
| * Improve "reset" command's interaction with watchdog.Haiying Wang2006-05-301-5/+32
| | | | | | | | | | | | | | | | "reset altbank" will reset another bank WITHOUT watch dog timer enabled "reset altbank wd" will reset another bank WITH watch dog enabled "diswd" will disable watch dog after u-boot boots up successfully Signed-off-by: Haiying Wang <Haiying.Wang@freescale.com>
| * Fix two SDRAM setup bugs.Haiying Wang2006-05-301-7/+7
| | | | | | | | | | | | | | Fix ECC setup bug. Enable 1T/2T based on number of DIMMs present. Signed-off-by: Haiying Wang <Haiying.Wang@freescale.com>
| * Change arbitration to round-robin for SMP linux.Jon Loeliger2006-05-191-6/+9
| |
| * Enable dual DDR controllers and interleaving.Jon Loeliger2006-05-191-121/+494
| |
| * Remove L2 Cache invalidate polling.Jon Loeliger2006-05-191-11/+17
| |
* | Merge branch 'master' of http://www.denx.de/git/u-bootJon Loeliger2006-06-07163-47/+70115
|\ \
| * | Add support for PCS440EP boardStefan Roese2006-06-022-2/+127
| | | | | | | | | | | | Patch by Stefan Roese, 02 Jun 2006
| * | Fix PCI to memory window size problems on PM82x boardsWolfgang Denk2006-05-301-2/+2
| | | | | | | | | | | | | | | | | | We use the "automatic" mode that was used for the MPC8266ADS and MPC8272 boards. Eventually this should be used on all boards?] Patch by Wolfgang Grandegger, 17 Jan 2006
| * | Minor cleanup.Wolfgang Denk2006-05-3010-2590/+74
| | |
| * | * Update Intel IXP4xx supportWolfgang Denk2006-05-30156-15/+72222
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | - Add IXP4xx NPE ethernet MAC support - Add support for Intel IXDPG425 board - Add support for Prodrive PDNB3 board - Add IRQ support Patch by Stefan Roese, 23 May 2006 [This patch does not include cpu/ixp/npe/IxNpeMicrocode.c which still sufferes from licensing issues. Blame Intel.]
| * | Fix problem in PVR detection for 440GRLABEL_2006_05_19_1133Stefan Roese2006-05-181-1/+1
| | | | | | | | | | | | Patch by Stefan Roese, 18 May 2006
| * | Minor cleanup.LABEL_2006_05_10_1800Wolfgang Denk2006-05-103-27/+26
| | |
| * | Add support for AMCC 440EP Rev C and 440GR Rev BStefan Roese2006-05-101-1/+9
| | | | | | | | | | | | Patch by John Otken, 08 May 2006
| * | Update omap5912osk board supportStefan Roese2006-05-102-1/+246
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | - Fix OMAP support that omap5912osk compiles in current source tree - Update with code from "http://omap.spectrumdigital.com/osk5912" to fix problems with DDR initialization - Fix timer setup - Use CFI flash driver and support complete 32MB of onboard flash - Add "print_cpuinfo()" and "checkboard()" functions to display CPU (with frequency) and Board infos Patch by Stefan Roese, 10 May 2006
* | | Merge branch 'mpc86xx'Jon Loeliger2006-05-101-2/+3
|\ \ \ | | |/ | |/|
| * | Remove unneeded INIT_RAM_LOCK cache twiddling.Haiying Wang2006-05-101-2/+3
| | | | | | | | | | | | | | | | | | Correctly tracks r29 as global data pointer now. Signed-off-by: Haiying Wang <Haiying.Wang@freescale.com>
* | | Merge branch 'mpc86xx'Jon Loeliger2006-05-0913-0/+4627
|\| | | |/ |/|
| * Cleanup whitespaces and style issues.Jon Loeliger2006-04-279-411/+339
| | | | | | | | | | | | | | Removed //-style comments. Use 80-column lines. Remove trailing whitespace. Remove dead code and debug cruft.
| * Initial support for MPC8641 HPCN board.Jon Loeliger2006-04-2613-0/+4699
| |
* | Fix watchdog issues for ColdFire boards.Wolfgang Denk2006-05-091-1/+4
| |
* | Merge with /home/m8/git/u-bootWolfgang Denk2006-05-096-15/+172
|\ \
| * | Make R5200 specific low level initialization board conditional.Marian Balakowicz2006-05-091-9/+15
| | |
| * | Update CPU target identification strings for Coldfire family.Marian Balakowicz2006-05-091-6/+7
| | |
| * | Fix serial console support for MCF5271.Marian Balakowicz2006-05-091-6/+16
| | |
| * | Add support for Freescale M5271: Merge with /work/u-boot.mcf5271Marian Balakowicz2006-04-276-4/+144
| |\ \ | | |/ | |/|
| | * Add support for Freescale M5271 processorZachary P. Landau2006-01-266-4/+144
| | |
* | | Merged MPC8349ADS and MPC8349EMDS ports into MPC8349EMDS port:Kumar Gala2006-04-201-1/+1
|/ / | | | | | | | | | | | | | | | | - Removed MPC8349ADS port - Added PCI support to MPC8349ADS - reworked memory map to allow mapping of all regions with BATs Patch by Kumar Gala 20 Apr 2006 Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
* | MPC5200: enable snooping of DMA transactions on XLB even if no PCILABEL_2006_04_18_1106Wolfgang Denk2006-04-182-4/+4
| | | | | | | | | | is configured; othrwise DMA accesses aren't cache coherent which causes for example USB to fail.
* | Some code cleanupWolfgang Denk2006-04-164-111/+111
| |
* | Fix Lite500B support: Merge with /home/raj/git/u-boot.l5200b_pciWolfgang Denk2006-04-061-5/+5
|\ \
| * | Set SDelay register in the DDR controller for the MPC5200B chip.Rafal Jaworowski2006-03-291-5/+5
| | |
* | | Merge with /home/sr/git/u-boot/4xx-sdramWolfgang Denk2006-04-052-34/+342
|\ \ \
| * | | Updates to common PPC4xx onboard (DDR)SDRAM init code (405 and 440)Stefan Roese2006-03-312-34/+342
| |/ / | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | 405 SDRAM: - The SDRAM parameters can now be defined in the board config file and the 405 SDRAM controller values will be calculated upon bootup (see PPChameleonEVB). When those settings are not defined in the board config file, the register setup will be as it is now, so this implementation should not break any current design using this code. Thanks to Andrea Marson from DAVE for this patch. 440 DDR: - Added function sdram_tr1_set to auto calculate the TR1 value for the DDR. - Added ECC support (see p3p440). Patch by Stefan Roese, 17 Mar 2006
* | | Fix CONFIG_SKIP_LOWLEVEL_INIT dependency in cpu/arm920t/start.SWolfgang Denk2006-04-031-1/+2
| | | | | | | | | | | | Patch by Peter Menzebach, 13 Oct 2005 [DNX#2006040142000473]
* | | GCC-4.x fixes: clean up global data pointer initialization for all boards.Wolfgang Denk2006-03-3183-233/+195
| | |
* | | Merge with http://www.denx.de/git/u-boot.gitMarkus Klotzbuecher2006-03-2437-453/+4384
|\| |
| * | Add support for MPC859/866 Rev. A.0Wolfgang Denk2006-03-181-3/+8
| | |
| * | Support for DDR with 32-data path. Addotional notes on injectingRafal Jaworowski2006-03-161-12/+49
| | | | | | | | | | | | multiple-bit errors.