summaryrefslogtreecommitdiffstats
path: root/cpu/mpc8xxx
Commit message (Expand)AuthorAgeFilesLines
* 85xx: Added various P1012/P1013/P1021/P1022 definesKumar Gala2010-04-072-4/+36
* fsl-ddr: change the default burst mode for DDR3Dave Liu2010-04-071-4/+10
* fsl-ddr: Fix the turnaround timing for TIMING_CFG_4Dave Liu2010-04-071-9/+17
* fsl-ddr: setup ODT_RD_CFG & ODT_WR_CFG when we interleaveDave Liu2010-01-051-0/+3
* fsl-ddr: add override for the Rtt_WrDave Liu2010-01-051-3/+7
* fsl-ddr: add the override for write levelingDave Liu2010-01-052-6/+15
* fsl-ddr: Fix power-down timing settingsDave Liu2010-01-051-3/+4
* ppc/8xxx: Remove is_fsl_pci_agentKumar Gala2010-01-051-41/+3
* ppc/8xxx: Don't use pci_cfg on FSL_CORENET platformsKumar Gala2010-01-051-0/+3
* fsl-ddr: Fix the chip-select interleaving issueDave Liu2009-11-121-4/+3
* mpc8xxx: improve LAW error messages when setting up DDRPaul Gortmaker2009-10-161-4/+5
* ppc/p4080: Add various p4080 related defines (and p4040)Kumar Gala2009-09-241-0/+4
* ppc/8xxx: Misc DDR related fixesKumar Gala2009-09-152-7/+7
* ppc/85xx/86xx: Bug fix: call to puts in probecpu() moved to checkcpu().Poonam Aggrwal2009-09-081-6/+0
* ppc/85xx/86xx: Device tree fixup for number of coresPoonam Aggrwal2009-09-082-0/+56
* ppc/85xx,86xx: Handling Unknown SOC versionPoonam Aggrwal2009-09-081-2/+3
* ppc/8xxx: Refactor code to determine if PCI is enabled & agent/hostKumar Gala2009-09-082-0/+226
* ppc/8xxx: Remove ddr_pd_cntl register since it doesn't existKumar Gala2009-09-081-23/+0
* 85xx: Added single core members of FSL P1xx/P2xx processors seriesPoonam Aggrwal2009-08-281-2/+6
* 85xx: Added P1020 Processor Support.Poonam Aggrwal2009-08-281-0/+2
* 8xxx: Removed CONFIG_NUM_CPUS from 85xx/86xxPoonam Aggrwal2009-08-281-34/+59
* 8xxx: Refactored common cpu specific code for 85xx/86xx into one file.Poonam Aggrwal2009-08-282-0/+131
* 85xx, 86xx: Add common board_add_ram_info()Peter Tyser2009-07-222-41/+98
* fsl_ddr: Fix DDR3 calculation of rank density with 8GB or moreTimur Tabi2009-07-011-1/+1
* fsl-ddr: Fix handling of >4G of memory when !CONFIG_PHYS_64BITKumar Gala2009-06-127-39/+41
* fsl-ddr: add the DDR3 SPD infrastructureDave Liu2009-03-305-46/+754
* fsl-ddr: Fix two bugs in the ddr infrastructureDave Liu2009-03-301-1/+4
* fsl-ddr: Allow system to boot if we have more than 4G of memoryKumar Gala2009-02-161-1/+1
* fsl-ddr: ignore memctl_intlv_ctl setting if only one DDR controllerKumar Gala2009-02-161-0/+4
* fsl-ddr: use the 1T timing as default configurationDave Liu2009-01-231-1/+1
* fsl-ddr: make the self refresh idle threshold configurableDave Liu2009-01-231-4/+8
* fsl-ddr: clean up the ddr code for DDR3 controllerDave Liu2009-01-231-11/+13
* fsl-ddr: update the bit mask for DDR3 controllerDave Liu2009-01-231-4/+8
* fsl ddr skip interleaving if not supported.Ed Swarthout2008-12-032-12/+17
* Add debug information for DDR controller registersHaiying Wang2008-10-181-0/+13
* Check DDR interleaving modeHaiying Wang2008-10-182-5/+112
* Pass dimm parameters to populate populate controller optionsHaiying Wang2008-10-184-87/+7
* Make DDR interleaving mode work correctlyHaiying Wang2008-10-182-12/+54
* rename CFG_ macros to CONFIG_SYSJean-Christophe PLAGNIOL-VILLARD2008-10-181-7/+7
* Coding style cleanup, update CHANGELOGWolfgang Denk2008-09-131-15/+15
* Fix compiler warning in mpc8xxx ddr codeKumar Gala2008-09-071-2/+4
* FSL DDR: Add DDR2 DIMM paramter supportKumar Gala2008-08-271-0/+339
* FSL DDR: Add DDR1 DIMM paramter supportKumar Gala2008-08-271-0/+343
* FSL DDR: Rewrite the FSL mpc8xxx DDR controller setup code.Kumar Gala2008-08-279-0/+2418
generated by cgit (git 2.34.1) at 2024-11-18 05:25:44 +0000